Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13349 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / seetharamukg
IDDQ testing is used for testing the library cells. Meaning
if any faults are there in our design we are going for DFT.
If any faults are there in the library itself we are doing
IDDQ testing.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
Explain Cross section of a PMOS transistor?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What is threshold voltage?
Mention what are three regions of operation of mosfet and how are they used?
Explain the operation considering a two processor computer system with a cache for each processor.
What are the different classification of the timing control?
Differences between IRSIM and SPICE?
Give various factors on which threshold voltage depends.
Draw a 6-T SRAM Cell and explain the Read and Write operations
Describe the various effects of scaling?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What products have you designed which have entered high volume production?
Explain the Charge Sharing problem while sampling data from a Bus?
Explain how Verilog is different to normal programming language?
