How does Resistance of the metal lines vary with increasing
thickness and increasing length?
Answer Posted / guest
R=(S*l)/A
| Is This Answer Correct ? | 12 Yes | 0 No |
Post New Answer View All Answers
Implement a 2 I/P and gate using Tran gates?
Describe the various effects of scaling?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What are the changes that are provided to meet design power targets?
What does it mean “the channel is pinched off”?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What are the different classification of the timing control?
Explain the three regions of operation of a mosfet.
Explain why is the number of gate inputs to cmos gates usually limited to four?
What types of CMOS memories have you designed? What were their size? Speed?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain why present VLSI circuits use MOSFETs instead of BJTs?
How about voltage source?