There are 2 Flip_Flop with logic between them. Given Clock
to Q delay, logic prop. delay, set up and hold times specify
maximum clock frequency of system.
What happens if second output fed back to first input. Any
changes? What happens with timing if second output is fed
back to logic between the flops? Good Luck!
Answer Posted / guest
This is related setup and hold time violations. Answer is:
Tc-q + Tsetup + Tcskew + Tcomb <= T period (setup)
Tc-q + Tcomb - Tcskew >= Thold (holdtime)
Short path -> possible hold time violation.
Long path -> possible set up time violation.
Is This Answer Correct ? | 9 Yes | 6 No |
Post New Answer View All Answers
WHY TERTIARY OF POWER TRANSFORMERS IS LOADED WITH EQUIPMENTS LIKE CT,PT,ISOLATOR AND CB
if i get a drop in my 1st year and the i clear my 2nd year and 3rd year all clear and i dont have any back logs so can i be able to sit in campus selection??
How to calculate Grid rotor resistance(GRR) losses in slip ring induction motor?
What is different between Difnit time and instatous over current relay
what is metering cum synchronizing panel and how it is used?
How does zener phenomenon differ from avalanche breakdown?
How to design harmonic filter at the project stage without nowing the harmonics levels
give some advantages and disadvantages of combiniing the session, presentation, and application layer in the osi model into one single application layer in the internet model
hi frnds can any one help me ? plz send me placement paper of IOCL of Electrical streem .... plz send ....its urgent....
when the Transmission and Distribution network where is the "feeder" lines are located? and why should be used in T&D network.....
For a stable system, where should the poles of a system be in a root loci plot?
How two nos. 130 kw D.C motor get synchronise using D.C drive.
What is DTR erection?
define the non synchoronism of synchoronous machine in general g or m??
Can I use star delta connected induction motor for dual supply voltage?