Answer Posted /

Is This Answer Correct ?    Yes No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain Kanban.

1107


How to calculate cable size by using load.?? Any formula...

906


How to set mappers and reducers for MapReduce jobs?

378


What is report snapshot?

99


What is the means of communications between R/3 and external applications?

309






what are the commands used to gain exclusive control over a resource?

674


What are your hobbies and interests?

565


1. transformer design formula ? 2. how to calculate the primary turns and secondry turns ? 3. core types ? 4. how to find the primary current and secondry current ? 5. how to calculate the stacking factor ? 6. range of fulx density ?

10215


hello im bartek, who wants to be my girlfriend.?

1927


1. psa is supports error handling concept and also in bi 7.0 i think it is supports error handling concept what is difference ? 2. how to delete record wise in psa? 3. dtp disadvantages? 4. info source is mandatory in bi7.0 . 5. if we will get any error in bw 3.5 what will we do ? check psa and manually rectify error and load it again? in bi 7.0 what will we do if any error we got? 6.direct delta disadvantages? 7. how to explain sales flow simply say frnds? 8.one of the interviewer asked me what is Ur business flow how can i say that ?

2465


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3386


what is the technology used in financial applications?

2917


ORA-26084: direct path context already finished

1488


what you mean by cross dunning

1722


What are the advantages of dlr?

383