Answer Posted / kesavulu
Inverse Definite minimum time lag realay.If the fault
current rating is more means the tripping time will be less
| Is This Answer Correct ? | 13 Yes | 0 No |
Post New Answer View All Answers
Is there a possibility to use such a treshold voltage for the NMOS part of a CMOS circuit that during the switching it will start conducting only after the PMOS part will be already closed, by this eliminating the leakedge current? Please note, I'm not asking about the well bias in standby mode, but about the "antileakedge" measures during normal operation.
Dear all i am kumaravel. now in chennai. my work is control and relay panel auto cad designing.up to 11kv to 400kv then question is i am improving my knowledge. i want some books name and auther are available for this C&R panel related. plese any one help me
How to calculate of maximum demand if given 628kw, 785kva, 0.8 p.f.
what are the principles of a booster converter?
How does a battary stores charge in it? please explain in simple manner and in detail.thanks
give single line diagram of D.G distribution form alternator to main L.T panel?
What is the difference in calculating size of AC cables compared to calculating size of DC Cables? Usually DC Cables are larger than AC Cables although they have the same ampacity. Why is it?
how choose conductor&depending upon load
What is depreciation factor?
What is open loop and control loop systems?
how to find number of run cable laying[LT side] for transformer & alternator secondary side? [above condition for getting output power transformer to main panel side] give the example.
how to remover corona effect and hysteresis losses from contactor
Define open loop control system.
What is the function of electron gun used in crt?
how to calculate compresor capacity?
