Differences between D-Latch and D flip-flop?
- 17 Answers
- 60178 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / sarita bhan
Answer 3 is right. One more difference is that fllipflops
take twice the number of gates as latches
2) so automatically delay is more for flipflops
3)power consumption is also more.
| Is This Answer Correct ? | 78 Yes | 17 No |
Post New Answer View All Answers
Explain what is the depletion region?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What are the Factors affecting Power Consumption on a chip?
How does a Bandgap Voltage reference work?
Explain the working of 4-bit Up/down Counter?
Explain the three regions of operation of a mosfet.
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Describe the various effects of scaling?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Differences between Array and Booth Multipliers?
what is the use of defpararm?
what is the difference between the TTL chips and CMOS chips?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Write a program to explain the comparator?
Explain why is the number of gate inputs to cmos gates usually limited to four?
