Differences between D-Latch and D flip-flop?
Answer Posted / abc
Answer 2 is wrong. latch can have a clock. Answer 1 is correct.
elaborating on it: difference is that for a latch the output
can follow input(like a buffer) if latch is in "pass" state,
else if the clock input is such that the its in "latch"
state then output is preserved. Whereas, flip-flop output
only changes at the clock edge(rising or falling depending
upon type of flop)
| Is This Answer Correct ? | 120 Yes | 24 No |
Post New Answer View All Answers
Are you familiar with the term snooping?
Explain what is scr (silicon controlled rectifier)?
Cross section of a PMOS transistor?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What types of CMOS memories have you designed? What were their size? Speed?
What are the various regions of operation of mosfet? How are those regions used?
What are the different measures that are required to achieve the design for better yield?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Describe the various effects of scaling?
How can you model a SRAM at RTL Level?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.