Interested to Buy Any Domain ? << Click Here >> for more details...
Explain the various Capacitances associated with a
transistor and which one of them is the most prominent?
- 2 Answers
- 8177 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / narendra
g = gate, s= source, d= drain and b = bulk.
Cgs, Cgd, Cgb, Csd, Csb, Cdb. Out of this the largest is
the Cgs becoz its value is linearly proportional to width
of transistor and the Gate oxide which is the di-electric
for this capacitance is the one which is engineered to have
more dielectric constant and less thickness.
| Is This Answer Correct ? | 1 Yes | 7 No |
Post New Answer View All Answers
Explain what is slack?
What are the different design constraints occur in the synthesis phase?
What are the Factors affecting Power Consumption on a chip?
what are three regions of operation of MOSFET and how are they used?
Explain depletion region.
Give the cross-sectional diagram of the cmos.
What are the various regions of operation of mosfet? How are those regions used?
Explain the Working of a 2-stage OPAMP?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain the operation of a 6T-SRAM cell?
What are the different ways in which antenna violation can be prevented?
How does Vbe and Ic change with temperature?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Draw the Layout of an Inverter?
