Interested to Buy Any Domain ? << Click Here >> for more details...
Explain the various Capacitances associated with a
transistor and which one of them is the most prominent?
- 2 Answers
- 8281 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / narendra
g = gate, s= source, d= drain and b = bulk.
Cgs, Cgd, Cgb, Csd, Csb, Cdb. Out of this the largest is
the Cgs becoz its value is linearly proportional to width
of transistor and the Gate oxide which is the di-electric
for this capacitance is the one which is engineered to have
more dielectric constant and less thickness.
| Is This Answer Correct ? | 1 Yes | 7 No |
Post New Answer View All Answers
What is the difference between cmos and bipolar technologies?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What is the ideal input and output resistance of a current source?
Describe the various effects of scaling?
What transistor level design tools are you proficient with? What types of designs were they used on?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the different ways in which antenna violation can be prevented?
Tell me how MOSFET works.
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain what is scr (silicon controlled rectifier)?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Cross section of a PMOS transistor?
Explain the operation of a 6T-SRAM cell?
Explain Cross section of an NMOS transistor?
