Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / coolmoon
clock skew is the time difference between the arrival of
active clock edge to different flipflops of the same chip
| Is This Answer Correct ? | 69 Yes | 2 No |
Post New Answer View All Answers
Explain about 6-T XOR gate?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Explain what is the use of defpararm?
What is the difference between cmos and bipolar technologies?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the steps required to solve setup and hold violations in vlsi?
How about voltage source?
what is the use of defpararm?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Explain what is multiplexer?
Draw the SRAM Write Circuitry
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What is the function of enhancement mode transistor?
Tell me how MOSFET works.
