Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / madhu
When a clock is triggered, if it reaches first to
destination and next to source then we have a loss of
data,or if it reaches first to source and later to
destination we have a wrong result .this is called Clock
skew,so it is necessary to a clock to reach simultaneously
to source and destination.
| Is This Answer Correct ? | 22 Yes | 29 No |
Post New Answer View All Answers
What types of CMOS memories have you designed? What were their size? Speed?
6-T XOR gate?
what is the difference between the TTL chips and CMOS chips?
What are the different design constraints occur in the synthesis phase?
Explain Cross section of a PMOS transistor?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What transistor level design tools are you proficient with? What types of designs were they used on?
Draw the stick diagram of a NOR gate. Optimize it
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain what is the use of defpararm?
Explain what is slack?
Cross section of a PMOS transistor?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Working of a 2-stage OPAMP?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
