Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / madhu
When a clock is triggered, if it reaches first to
destination and next to source then we have a loss of
data,or if it reaches first to source and later to
destination we have a wrong result .this is called Clock
skew,so it is necessary to a clock to reach simultaneously
to source and destination.
| Is This Answer Correct ? | 22 Yes | 29 No |
Post New Answer View All Answers
How can you construct both PMOS and NMOS on a single substrate?
What are the different design constraints occur in the synthesis phase?
Explain Basic Stuff related to Perl?
Draw the stick diagram of a NOR gate. Optimize it
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain how Verilog is different to normal programming language?
Are you familiar with the term snooping?
What are the changes that are provided to meet design power targets?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What are the different measures that are required to achieve the design for better yield?
What is the function of chain reordering?
How does Vbe and Ic change with temperature?
Give the cross-sectional diagram of the cmos.
What is look up table in vlsi?
Describe the various effects of scaling?
