Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

How do you detect if two 8-bit signals are same?

Answer Posted / srinivasulu

xor or x nor is same.but design considerations for xnor we
need extra gate.so xoris best

Is This Answer Correct ?    5 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain what is the depletion region?

1064


Explain how binary number can give a signal or convert into a digital signal?

1112


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1236


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

1195


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1189


Working of a 2-stage OPAMP?

3169


What is the function of enhancement mode transistor?

1097


Draw a 6-T SRAM Cell and explain the Read and Write operations

1275


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1134


Mention what are the two types of procedural blocks in Verilog?

1277


What was your role in the silicon evaluation or product ramp? What tools did you use?

2294


Mention what are three regions of operation of mosfet and how are they used?

1062


Give the cross-sectional diagram of the cmos.

982


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1098


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1263