Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

How do you detect if two 8-bit signals are same?

Answer Posted / srinivasulu

xor or x nor is same.but design considerations for xnor we
need extra gate.so xoris best

Is This Answer Correct ?    5 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain why is the number of gate inputs to cmos gates usually limited to four?

1452


What products have you designed which have entered high volume production?

2392


What are the steps required to solve setup and hold violations in vlsi?

1030


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1239


Tell me how MOSFET works.

2369


What types of CMOS memories have you designed? What were their size? Speed?

3091


How can you model a SRAM at RTL Level?

5684


How does Vbe and Ic change with temperature?

3464


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1398


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3076


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

1149


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1504


How can you construct both PMOS and NMOS on a single substrate?

4931


What transistor level design tools are you proficient with? What types of designs were they used on?

3389


Explain the Working of a 2-stage OPAMP?

1144