how to reduce earth to neutral voltage?
Answer Posted / gaurav patil
Earth pit resistance should be less than 5ohm hence your earthing found ok.or earth to neutral voltage less than 1V.
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
how desiel generate sart fail of eb?
application s to shunt coil
Where is the best place to mount distribution panel in a house.
In single phase capacitor motor, if the motor rotate reverse direction then how much power will be consumed by the motor and why?
Inverter. converter. Ups.MCB.solar.alternators. motors.
why Induction Generators are not "Black start" ? and apart from WTGs where this types of generator are generally used?
what are the things that can cause a three phase motor to crawl?
wish of these transformer uses oil?
A commercial Building is designed with 14th floor levels with indoor substation of three phase transformer with rated capacity of 1000 Kva.The transformer delivered 65% of its rated capacity at 0.67 power factor lagging.Because of low power factor, the power customer was penalized and certain cost was charged accordingly based on every point percentage lower than 85%.This situation may repeatedly happen on the succeding energy bills of power customer.The power customer is desired to improve its historical power factor of 0.67 lagging and no further penalty be impose by the local power company on the next bill. Q: Identify the appropriate solution you want to offer to Client?.Justify SCIENTIFICALLY and MATHEMATICALLY the principles behind the solution.
Can we use shunt trip coil instead of trip coil with protection relay for protection?
Which material is used for the core of a transformer and why?
In dc ckt. 24v or 110v, which one is more efficient and why?
what about the power of wattmeter at starting and loding?
Please clarify 1. Icw: rated short circuit working withstand capacity 2. Icu: Rated ultimate breaking capacity 3. Ics: Rated service short circut withstand capacity 4. other specification of ACB
Is there a possibility to use such a treshold voltage for the NMOS part of a CMOS circuit that during the switching it will start conducting only after the PMOS part will be already closed, by this eliminating the leakedge current? Please note, I'm not asking about the well bias in standby mode, but about the "antileakedge" measures during normal operation.