Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / madhu
PMOS should have twice the width of NMOS.
Basically 2:1 Ratio should be maintained.
| Is This Answer Correct ? | 5 Yes | 1 No |
Post New Answer View All Answers
what is Slack?
How about voltage source?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
How does a Bandgap Voltage reference work?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is the difference between synchronous and asynchronous reset?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What does the above code synthesize to?
Explain how MOSFET works?
What are the changes that are provided to meet design power targets?
What products have you designed which have entered high volume production?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
what are three regions of operation of MOSFET and how are they used?
