Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is the mealy and moore machine's state diagram that can
detect 3 consecutive heads of 3 coins ?

Answer Posted / sanjeevarao

the mealy ckt out depends on the present state of the input
only where as the moore ckt out depends in the both the
present state and input of the ckt

Is This Answer Correct ?    4 Yes 11 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain sizing of the inverter?

4411


Mention what are the two types of procedural blocks in Verilog?

1276


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1167


What was your role in the silicon evaluation/product ramp? What tools did you use?

3711


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1312


Explain the three regions of operation of a mosfet.

1080


Why does the present vlsi circuits use mosfets instead of bjts?

1275


Draw a CMOS Inverter. Explain its transfer characteristics

1170


Implement a 2 I/P and gate using Tran gates?

3994


What is Body Effect?

2499


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1439


Explain how logical gates are controlled by Boolean logic?

1168


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1198


What types of CMOS memories have you designed? What were their size? Speed?

3129


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1189