Interested to Buy Any Domain ? << Click Here >> for more details...
Why voltmeter is not connected in seris & ammeter connected
in parallel ?
- 5 Answers
- 28210 Views
- I also Faced
- E-Mail Answers
Answer Posted / vijay kumar reddy.c
voltmeter used measure potential difference between two points and it has consist of high resistance and voltage will be drop at across the circuit so voltmeter will be connected parell to the circuit ammeter is low resistance,current will be drop at seresis to the circuit so ammeter will be connected seresis to the circuit
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
what is the difference between active power and reactive power and apparant power in practical as well as theoritical
Define piezo-electric effect?
What is transient response?
Why is voltage is required to be within permissible range for an electrical equipment?
During Testing of Maintenance Free Earthing, How deep should be the Spikes of Earth Test Meter should be inserted in the soil(one spike is 15 Meter & Other spike is 30 Mtrs away from the Main Earth Electrode. Because, recently, we observed that when spike is inserted 3-4 Inch in the earth- results are better, If spike is inserted 1 feet deep than results are increasing.
Draw a SLD of HT distribution EB grid up to users Transformer?
What is the RME and explain the full form and what is the RME work?
how much value of resistance should connect to 15 kw, 6 pole 3 phase slip ring induction motor having RV-240, RA-42.
formula for calculation of switchgears(i.e. contactor, fuse, cb, relay etc.), if load current is given?
wht is embedded systems? what is new inthis field?
explain different losses in a transformer.
What is EHT tariff or Power factor Tariff ????
what is the current setting for different relay protection for transformer .
how i chosse capacitor bank if my energy meter is 48 kvr? tell me capacitor bank chossen formula?
Is there a possibility to use such a treshold voltage for the NMOS part of a CMOS circuit that during the switching it will start conducting only after the PMOS part will be already closed, by this eliminating the leakedge current? Please note, I'm not asking about the well bias in standby mode, but about the "antileakedge" measures during normal operation.
