Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Explain the difference between write through and write back
cache.

Answer Posted / hari patel

Write Through : Main and cash memory are updated simultaneously.

Write Back : First write cash memory find difference w.r.t
revious value and load difference in main memory.

Is This Answer Correct ?    10 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

what is the difference between the TTL chips and CMOS chips?

1108


What products have you designed which have entered high volume production?

2428


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

2667


what is Slack?

1168


Write a program to explain the comparator?

1128


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1287


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1436


Explain what is multiplexer?

1066


What is the critical path in a SRAM?

3180


What are the different classification of the timing control?

1102


What is look up table in vlsi?

976


Explain the working of Insights of a pass gate ?

1219


What is the ideal input and output resistance of a current source?

2996


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1442


What's the price in 1K quantity?

2812