Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is Fermi level?

Answer Posted / sushant

Fermilevel is a intrinsic semiconductory describing the
energy level in between valence band and conduction band

Is This Answer Correct ?    6 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

2337


Explain the operation of a 6T-SRAM cell?

4511


Describe the various effects of scaling?

4793


Explain what is scr (silicon controlled rectifier)?

1062


Explain Cross section of an NMOS transistor?

1029


If not into production, how far did you follow the design and why did not you see it into production?

2099


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2400


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1194


Explain how binary number can give a signal or convert into a digital signal?

1125


What is the difference between the mealy and moore state machine?

1119


What are the different classification of the timing control?

1114


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1605


What types of high speed CMOS circuits have you designed?

2573


What is Noise Margin? Explain the procedure to determine Noise Margin?

2457


How binary number can give a signal or convert into a digital signal?

1244