Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / lakshmi
adding impurities to a semiconductor in order to vary its
cconductivity
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
why is the number of gate inputs to CMOS gates usually limited to four?
Mention what are the two types of procedural blocks in Verilog?
How does Vbe and Ic change with temperature?
Explain about 6-T XOR gate?
What are the steps involved in designing an optimal pad ring?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Why does the present vlsi circuits use mosfets instead of bjts?
What does the above code synthesize to?
6-T XOR gate?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Differences between IRSIM and SPICE?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Explain Cross section of an NMOS transistor?
Basic Stuff related to Perl?
