Different ways of implementing a comparator?
Answer Posted / rohit jain
If we are talking about the Digital Comparator which
compares two binary digits (1 & 0) than we can implement
using a multiplexer.
Here A and B are the select lines of mux.
suppose A>B--------o/p=a1 (A,B)=(1,0)
A<B--------o/p=a2 (A,B)=(0,1)
A=B--------o/p=a3 (A,B)=(1,1) (0,0)
| Is This Answer Correct ? | 6 Yes | 1 No |
Post New Answer View All Answers
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Draw the SRAM Write Circuitry
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Explain the operation considering a two processor computer system with a cache for each processor.
What happens if we use an Inverter instead of the Differential Sense Amplifier?
6-T XOR gate?
Describe the various effects of scaling?
Explain the three regions of operation of a mosfet.
What happens if we delay the enabling of Clock signal?
Why does the present vlsi circuits use mosfets instead of bjts?
What are the different design constraints occur in the synthesis phase?
How does Vbe and Ic change with temperature?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.