Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Differences between D-Latch and D flip-flop?

Answer Posted / baba

FF is the edge sensitive. but latch is not like that

Is This Answer Correct ?    11 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Mention what are the different gates where Boolean logic are applicable?

1097


If not into production, how far did you follow the design and why did not you see it into production?

2077


For CMOS logic, give the various techniques you know to minimize power consumption

1384


Explain the working of Insights of a pass gate ?

1211


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1097


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1555


what is a sequential circuit?

1140


What is look up table in vlsi?

972


Design an 8 is to 3 encoder using 4 is to encoder?

1316


What types of CMOS memories have you designed? What were their size? Speed?

4641


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3110


Implement a 2 I/P and gate using Tran gates?

3994


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1189


What is the critical path in a SRAM?

3175


What are the different design constraints occur in the synthesis phase?

1088