Differences between D-Latch and D flip-flop?
- 17 Answers
- 60165 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / baba
FF is the edge sensitive. but latch is not like that
| Is This Answer Correct ? | 11 Yes | 1 No |
Post New Answer View All Answers
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What are the steps involved in designing an optimal pad ring?
What is the function of tie-high and tie-low cells?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Explain the operation considering a two processor computer system with a cache for each processor.
What is the ideal input and output resistance of a current source?
If not into production, how far did you follow the design and why did not you see it into production?
What are the steps required to solve setup and hold violations in vlsi?
Explain what is scr (silicon controlled rectifier)?
What is threshold voltage?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What types of CMOS memories have you designed? What were their size? Speed?
Explain depletion region.
Implement F= not (AB+CD) using CMOS gates?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
