How do you size NMOS and PMOS transistors to increase the
threshold voltage?
- 4 Answers
- 27660 Views
- I also Faced
- E-Mail Answers
Answer Posted / abhishek
@ snethil... Vt of the PMOS and NMOSs change in short
channel devices with length... and what is Vt of inverter ?
| Is This Answer Correct ? | 4 Yes | 4 No |
Post New Answer View All Answers
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Differences between Array and Booth Multipliers?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain the Various steps in Synthesis?
How about voltage source?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Explain CMOS Inverter transfer characteristics?
What types of CMOS memories have you designed? What were their size? Speed?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain about 6-T XOR gate?
Are you familiar with the term snooping?
Explain what is the depletion region?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
