Answer Posted / senthil nath

I believe the question is how size NMOS/PMOS to increase the
threshold voltage of inverter? The Vt of a transistor cannot
be altered by changing it's Width or length as per my
understanding. Correct me if I am wrong.

So for the inverter, increasing PMOS width increases Vt of
inverter and increasing NMOS width decreases Vt of inverter.

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1581

---

What are the different design techniques required to create a layout for digital circuits?

1032

---

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1111

---

Explain what is Verilog?

1089

---

Working of a 2-stage OPAMP?

3169

---

Give the cross-sectional diagram of the cmos.

982

---

How logical gates are controlled by boolean logic?

1050

---

Write a program to explain the comparator?

1125

---

What transistor level design tools are you proficient with? What types of designs were they used on?

3425

---

Insights of a 4bit adder/Sub Circuit?

3344

---

What happens if we delay the enabling of Clock signal?

2346

---

What are the various regions of operation of mosfet? How are those regions used?

1121

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

1004

---

Draw a CMOS Inverter. Explain its transfer characteristics

1170

---

How can you model a SRAM at RTL Level?

5716

---