Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 27941 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / ipsita
vhdl
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
How can you model a SRAM at RTL Level?
what is a sequential circuit?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
What types of CMOS memories have you designed? What were their size? Speed?
Are you familiar with the term snooping?
What is Body Effect?
Explain various adders and difference between them?
Explain Cross section of a PMOS transistor?
Mention what are the different gates where Boolean logic are applicable?
Explain what is scr (silicon controlled rectifier)?
Explain the three regions of operation of a mosfet.
How does Vbe and Ic change with temperature?
Explain the Working of a 2-stage OPAMP?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
