Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / manjula
To convert a semiconductor to good conductor is called doping
| Is This Answer Correct ? | 0 Yes | 4 No |
Post New Answer View All Answers
Explain what is slack?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Give the cross-sectional diagram of the cmos.
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What transistor level design tools are you proficient with? What types of designs were they used on?
What types of CMOS memories have you designed? What were their size? Speed?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain CMOS Inverter transfer characteristics?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain how Verilog is different to normal programming language?
Explain the working of Insights of a pass gate ?
