Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 27943 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / muthu
yes
| Is This Answer Correct ? | 30 Yes | 8 No |
Post New Answer View All Answers
Draw the stick diagram of a NOR gate. Optimize it
Explain what is the use of defpararm?
what is Slack?
What are the different classification of the timing control?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Explain the operation of a 6T-SRAM cell?
How can you model a SRAM at RTL Level?
What types of CMOS memories have you designed? What were their size? Speed?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain the working of 4-bit Up/down Counter?
What are the Advantages and disadvantages of Mealy and Moore?
Explain what is the depletion region?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain what is multiplexer?
How to improve these parameters? (Cascode topology, use long channel transistors)
