Differences between D-Latch and D flip-flop?
- 17 Answers
- 60157 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / t.murugan
D-latch is level Triggering and D Flip Flop is Edge
triggering.
| Is This Answer Correct ? | 308 Yes | 20 No |
Post New Answer View All Answers
What is the difference between nmos and pmos technologies?
What is the function of enhancement mode transistor?
Explain how logical gates are controlled by Boolean logic?
What are the steps required to solve setup and hold violations in vlsi?
What is the ideal input and output resistance of a current source?
What are the various regions of operation of mosfet? How are those regions used?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Explain the three regions of operation of a mosfet.
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What are the different design techniques required to create a layout for digital circuits?
What are the different measures that are required to achieve the design for better yield?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain the Working of a 2-stage OPAMP?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
