Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / arun
It has a I/P signal similar to ordinary inverter & it has
an additional enable i/p which controls the o/p signal with
respect to i/p signal.. The o/p signal can have 3 states
ENABLE I/P O/P
0 X Z
1 0 1
1 1 0
| Is This Answer Correct ? | 10 Yes | 0 No |
Post New Answer View All Answers
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What is the difference between nmos and pmos technologies?
What happens if we delay the enabling of Clock signal?
How to improve these parameters? (Cascode topology, use long channel transistors)
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain the Charge Sharing problem while sampling data from a Bus?
Explain how Verilog is different to normal programming language?
What is the difference between the mealy and moore state machine?
Design an 8 is to 3 encoder using 4 is to encoder?
Explain CMOS Inverter transfer characteristics?
What is the critical path in a SRAM?
What are the steps involved in designing an optimal pad ring?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Explain Cross section of an NMOS transistor?
