Answer Posted / pradipta sarkar
tristate is a inverter with 3 o/p state: 1,0,z(high
inpedence state).it is implementated by adding two more nmos
(or pmos)-1 btwn d original nmos& o/p,1 btwn d pmos &o/p to
a odinary inverter. depending on wheather the additional 2
nmos are kept on/off d o/p behaves like normal inverter/z
respectively.
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
What are the different measures that are required to achieve the design for better yield?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What is the purpose of having depletion mode device?
Explain depletion region.
What happens if we delay the enabling of Clock signal?
Explain sizing of the inverter?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Tell me how MOSFET works.
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
How about voltage source?
Explain how MOSFET works?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the changes that are provided to meet design power targets?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
