Answer Posted / santosh kumar
Read Fail in SRAM is due to sense amplifier circuit. So to
find out the read failure probability in SRAM, run monte
carlo simulation in sense amplifier ckt with different read
offset
Regards
Santosh
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
Working of a 2-stage OPAMP?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What was your role in the silicon evaluation/product ramp? What tools did you use?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
what is the difference between the TTL chips and CMOS chips?
Give the cross-sectional diagram of the cmos.
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain the three regions of operation of a mosfet.
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Design an 8 is to 3 encoder using 4 is to encoder?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What is look up table in vlsi?
If not into production, how far did you follow the design and why did not you see it into production?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Give various factors on which threshold voltage depends.