Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

How to find the read failiure probablity in SRAM?

Answer Posted / santosh kumar

Read Fail in SRAM is due to sense amplifier circuit. So to
find out the read failure probability in SRAM, run monte
carlo simulation in sense amplifier ckt with different read
offset

Regards
Santosh

Is This Answer Correct ?    1 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Working of a 2-stage OPAMP?

3170


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1435


What was your role in the silicon evaluation/product ramp? What tools did you use?

3712


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

2664


what is the difference between the TTL chips and CMOS chips?

1106


Give the cross-sectional diagram of the cmos.

983


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1099


Explain the three regions of operation of a mosfet.

1081


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2382


Design an 8 is to 3 encoder using 4 is to encoder?

1318


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3854


What is look up table in vlsi?

974


If not into production, how far did you follow the design and why did not you see it into production?

2082


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2483


Give various factors on which threshold voltage depends.

1288