What happens if we delay the enabling of Clock signal?
- 4 Answers
- 5781 Views
- I also Faced
- E-Mail Answers
Answer Posted / vivek
it may lead to setup and hold time violations.
| Is This Answer Correct ? | 0 Yes | 2 No |
Post New Answer View All Answers
Design an 8 is to 3 encoder using 4 is to encoder?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Differences between Array and Booth Multipliers?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is the difference between the mealy and moore state machine?
Give various factors on which threshold voltage depends.
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What is threshold voltage?
Explain how logical gates are controlled by Boolean logic?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What does the above code synthesize to?
Explain the Charge Sharing problem while sampling data from a Bus?
Insights of a 4bit adder/Sub Circuit?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Working of a 2-stage OPAMP?
