Explain the difference between write through and write back
cache.
Answer Posted / me
Write Through. After writing in cache memory, main memory is
updated too inmediatly to mantain reliability
Write Back After writing in cache memory a flag bit called
dirty bit is set. When this value need to be replaced that
bit is check, if it is set then the value is taken to main
memory
| Is This Answer Correct ? | 46 Yes | 11 No |
Post New Answer View All Answers
What is the difference between the mealy and moore state machine?
Explain what is Verilog?
What are the various regions of operation of mosfet? How are those regions used?
Are you familiar with the term MESI?
What types of CMOS memories have you designed? What were their size? Speed?
What are the different classification of the timing control?
Implement a 2 I/P and gate using Tran gates?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Explain various adders and difference between them?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Draw the SRAM Write Circuitry
What is the main function of metastability in vsdl?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Explain what is the depletion region?
What types of CMOS memories have you designed? What were their size? Speed?