Explain the difference between write through and write back
cache.
Answer Posted / me
Write Through. After writing in cache memory, main memory is
updated too inmediatly to mantain reliability
Write Back After writing in cache memory a flag bit called
dirty bit is set. When this value need to be replaced that
bit is check, if it is set then the value is taken to main
memory
| Is This Answer Correct ? | 46 Yes | 11 No |
Post New Answer View All Answers
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Explain the operation of a 6T-SRAM cell?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Are you familiar with the term MESI?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Write a program to explain the comparator?
What is the purpose of having depletion mode device?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What is the critical path in a SRAM?
What is the ideal input and output resistance of a current source?
Draw the stick diagram of a NOR gate. Optimize it
Explain various adders and difference between them?
what is Slack?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers