Answer Posted / anupriya
In ckt design clk skew is a phenomenon in synchronous ckts
in which the clk signal arives at different components at
diff time.
| Is This Answer Correct ? | 9 Yes | 2 No |
Post New Answer View All Answers
Please Help Members By Posting Answers For Below Questions
Write a VLSI program that implements a toll booth controller?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What types of CMOS memories have you designed? What were their size? Speed?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
