Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Explain the difference between write through and write back
cache.

Answer Posted / achal ubbott

1. Write Through policy is relatively slower. but offers
advantage of coherence between cache and main memory.

2. Write Back is faster and frquently used. It makes use of
Dirty bit. If the data in cache is not in coherence with
one in main memory then Dirty bit is set.

Is This Answer Correct ?    12 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is the difference between cmos and bipolar technologies?

1119


What are the different classification of the timing control?

1099


How to improve these parameters? (Cascode topology, use long channel transistors)

2168


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2874


Explain how binary number can give a signal or convert into a digital signal?

1111


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1439


what is verilog?

1106


Explain the Various steps in Synthesis?

3254


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2827


What types of CMOS memories have you designed? What were their size? Speed?

3128


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1637


For CMOS logic, give the various techniques you know to minimize power consumption

1384


What are the ways to Optimize the Performance of a Difference Amplifier?

2425


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1190


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1256