Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Explain the difference between write through and write back
cache.

Answer Posted / achal ubbott

1. Write Through policy is relatively slower. but offers
advantage of coherence between cache and main memory.

2. Write Back is faster and frquently used. It makes use of
Dirty bit. If the data in cache is not in coherence with
one in main memory then Dirty bit is set.

Is This Answer Correct ?    12 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Draw the stick diagram of a NOR gate. Optimize it

1227


What transistor level design tools are you proficient with? What types of designs were they used on?

5027


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1249


Explain sizing of the inverter?

4374


What is the ideal input and output resistance of a current source?

2953


what is the difference between the TTL chips and CMOS chips?

1066


What are the main issues associated with multiprocessor caches and how might you solve them?

2164


what is SCR (Silicon Controlled Rectifier)?

1002


What is the difference between the mealy and moore state machine?

1037


What types of CMOS memories have you designed? What were their size? Speed?

3091


What is threshold voltage?

1130


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1128


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1591


Design an 8 is to 3 encoder using 4 is to encoder?

1292


Explain what is slack?

1016