Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

For a single computer processor computer system, what is the
purpose of a processor cache and describe its operation?

Answer Posted / achal ubbott

Cache is a technique used to improve system's performance.
Its not an essential component. The cache memory is managed
by a cache controller. The cache system is based on the
principle of locality of reference which states that most
computer programs execute small loop of code. So the
program uses some frequent data or instruction.
Different core manufacturers use different type of
management policies for cachee.e.g. ARM use 3 policies
i. Write Policy.
2. Replacement Policy
3. Allocate policy.
But the basic principles remain almost constant.

Is This Answer Correct ?    9 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1717


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1182


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1350


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

1539


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1298


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1503


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1348


Draw a 6-T SRAM Cell and explain the Read and Write operations

1337


Explain what is Verilog?

1156


How can you model a SRAM at RTL Level?

5782


Explain how Verilog is different to normal programming language?

1369


What are the different classification of the timing control?

1165


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2939


How does Vbe and Ic change with temperature?

3573


What is the function of tie-high and tie-low cells?

1147