Interested to Buy Any Domain ? << Click Here >> for more details...
While using logic design, explain the various steps that r
followed to obtain the desirable design in a well defined
manner?
- 1 Answers
- 6895 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / sudeep
1. logic specification.
2. Truth table creation of the given logic,
3. logic minimization using karnuagh mapps
4. logic design using gates.
| Is This Answer Correct ? | 12 Yes | 2 No |
Post New Answer View All Answers
Explain CMOS Inverter transfer characteristics?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What are the steps required to solve setup and hold violations in vlsi?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Differences between Array and Booth Multipliers?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What is the function of tie-high and tie-low cells?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the different measures that are required to achieve the design for better yield?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What is threshold voltage?
Are you familiar with the term snooping?
what is a sequential circuit?
Explain about 6-T XOR gate?
