What happens if we delay the enabling of Clock signal?
Answer Posted / guest
When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
What are the various regions of operation of mosfet? How are those regions used?
Explain what is slack?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Mention what are the two types of procedural blocks in Verilog?
What are the main issues associated with multiprocessor caches and how might you solve them?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Cross section of a PMOS transistor?
what are three regions of operation of MOSFET and how are they used?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Explain Cross section of a PMOS transistor?
How does Vbe and Ic change with temperature?
Basic Stuff related to Perl?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is the difference between the mealy and moore state machine?