What happens if we delay the enabling of Clock signal?
- 4 Answers
- 5783 Views
- I also Faced
- E-Mail Answers
Answer Posted / guest
When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
what is multiplexer?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
what is SCR (Silicon Controlled Rectifier)?
6-T XOR gate?
What types of CMOS memories have you designed? What were their size? Speed?
Why does the present vlsi circuits use mosfets instead of bjts?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What transistor level design tools are you proficient with? What types of designs were they used on?
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the Factors affecting Power Consumption on a chip?
Explain Cross section of an NMOS transistor?
Explain how binary number can give a signal or convert into a digital signal?
Explain about 6-T XOR gate?
What are the various regions of operation of mosfet? How are those regions used?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
