Interested to Buy Any Domain ? << Click Here >> for more details...
What happens if we delay the enabling of Clock signal?
- 4 Answers
- 7070 Views
- I also Faced
- E-Mail Answers
Answer Posted / guest
When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
Implement a 2 I/P and gate using Tran gates?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain what is the depletion region?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
If not into production, how far did you follow the design and why did not you see it into production?
What is the purpose of having depletion mode device?
What products have you designed which have entered high volume production?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain Basic Stuff related to Perl?
what is verilog?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
How can you construct both PMOS and NMOS on a single substrate?
For CMOS logic, give the various techniques you know to minimize power consumption
