Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Are you familiar with VHDL and/or Verilog?

Answer Posted / jp

Verilog is Hardware Description Language
VHDL : Very (High Speed Integrated Circuit) Hardware
Description Language

Is This Answer Correct ?    51 Yes 4 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

what is the use of defpararm?

1194


How does a Bandgap Voltage reference work?

3971


Explain what is multiplexer?

1131


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3927


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2942


What is look up table in vlsi?

1043


Design an 8 is to 3 encoder using 4 is to encoder?

1382


Explain the operation considering a two processor computer system with a cache for each processor.

2895


what are three regions of operation of MOSFET and how are they used?

1299


What is the ideal input and output resistance of a current source?

3062


What is Body Effect?

2569


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1126


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

1277


Insights of a 4bit adder/Sub Circuit?

3421


What types of high speed CMOS circuits have you designed?

2615