Answer Posted / amar
Coming to the flow :
Behavioral description
schemeatics creation
layout creation
In each steps , We can generate the netlist for spice
simulation to check the design meets its specification
| Is This Answer Correct ? | 2 Yes | 2 No |
Post New Answer View All Answers
Explain depletion region.
Insights of a 4bit adder/Sub Circuit?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Mention what are the two types of procedural blocks in Verilog?
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the different design techniques required to create a layout for digital circuits?
What types of high speed CMOS circuits have you designed?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Describe the various effects of scaling?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What is the critical path in a SRAM?
What happens if we delay the enabling of Clock signal?
Explain the working of 4-bit Up/down Counter?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
