Describe a finite state machine that will detect three
consecutive coin tosses (of one coin) that results in heads.
- 1 Answers
- 16765 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / amar
State machine to detect 3 consecutive heads appearing in
multiple tosses;
state 1 : initial state
As long as the toss results in TAIL , in this state
If the toss results in HEAD go to state 2
state 2 : HEAD1 resulted
in the next toss , If TAIL is resulted go to
the initial state1 . If HEAD is resulted go to
state3.
state3 : HEAD2 is resulted
in the next toss , If TAIL is resulted go to
the initial state1 . If HEAD is resulted go to
state4.
state4 : HEAD3 is resulted and this is the final state
As long as the HEAD results in each next toss
be in state 4. If any toss results in TAIL go to
initial state1
| Is This Answer Correct ? | 75 Yes | 3 No |
Post New Answer View All Answers
Explain the working of 4-bit Up/down Counter?
If not into production, how far did you follow the design and why did not you see it into production?
How binary number can give a signal or convert into a digital signal?
Explain how Verilog is different to normal programming language?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What is the purpose of having depletion mode device?
Explain the Various steps in Synthesis?
Explain what is the use of defpararm?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain the Charge Sharing problem while sampling data from a Bus?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Design an 8 is to 3 encoder using 4 is to encoder?
Explain the operation of a 6T-SRAM cell?
6-T XOR gate?
