Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 27940 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / vijayakunar
Very high speed integrated circut hardware discription
language.
| Is This Answer Correct ? | 53 Yes | 6 No |
Post New Answer View All Answers
What is the difference between nmos and pmos technologies?
Explain the working of Insights of a pass gate ?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What was your role in the silicon evaluation or product ramp? What tools did you use?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Draw the Layout of an Inverter?
What are the different measures that are required to achieve the design for better yield?
Are you familiar with the term MESI?
What happens if we delay the enabling of Clock signal?
What are the ways to Optimize the Performance of a Difference Amplifier?
What are the different classification of the timing control?
Explain what is the use of defpararm?
What is Body Effect?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
