Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 27944 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / veeramuthu k
yes
| Is This Answer Correct ? | 42 Yes | 8 No |
Post New Answer View All Answers
Are you familiar with the term snooping?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What was your role in the silicon evaluation or product ramp? What tools did you use?
what is multiplexer?
Explain Basic Stuff related to Perl?
How does a Bandgap Voltage reference work?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What is the difference between cmos and bipolar technologies?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What is the critical path in a SRAM?
Explain the operation considering a two processor computer system with a cache for each processor.
