Answer Posted / himali
Clock skew is the phenomenon wherein clock signal arrives
at different components at different times.
There are two types of clock skews. Positive clock skew
means that clock siganl reaches receiving register faster
than the register that sends the data to the receiver.
Negative skew is the opposite.
| Is This Answer Correct ? | 19 Yes | 8 No |
Post New Answer View All Answers
What does the above code synthesize to?
Draw a CMOS Inverter. Explain its transfer characteristics
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Differences between Array and Booth Multipliers?
what is multiplexer?
What are the main issues associated with multiprocessor caches and how might you solve them?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What is Body Effect?
Explain Cross section of an NMOS transistor?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
How binary number can give a signal or convert into a digital signal?
Give the cross-sectional diagram of the cmos.
What types of high speed CMOS circuits have you designed?
Explain what is multiplexer?
What happens if we use an Inverter instead of the Differential Sense Amplifier?