Answer Posted / himali
Clock skew is the phenomenon wherein clock signal arrives
at different components at different times.
There are two types of clock skews. Positive clock skew
means that clock siganl reaches receiving register faster
than the register that sends the data to the receiver.
Negative skew is the opposite.
| Is This Answer Correct ? | 19 Yes | 8 No |
Post New Answer View All Answers
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What does the above code synthesize to?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What are the different measures that are required to achieve the design for better yield?
What are the steps involved in designing an optimal pad ring?
What is the purpose of having depletion mode device?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Explain how Verilog is different to normal programming language?
What is the difference between the mealy and moore state machine?
Explain how binary number can give a signal or convert into a digital signal?
Differences between IRSIM and SPICE?
What was your role in the silicon evaluation/product ramp? What tools did you use?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
what is SCR (Silicon Controlled Rectifier)?