Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / himali
Clock skew is the phenomenon wherein clock signal arrives
at different components at different times.
There are two types of clock skews. Positive clock skew
means that clock siganl reaches receiving register faster
than the register that sends the data to the receiver.
Negative skew is the opposite.
| Is This Answer Correct ? | 19 Yes | 8 No |
Post New Answer View All Answers
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain sizing of the inverter?
Basic Stuff related to Perl?
What are the different design constraints occur in the synthesis phase?
Explain CMOS Inverter transfer characteristics?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the different gates where boolean logic are applicable?
Explain the Charge Sharing problem while sampling data from a Bus?
What was your role in the silicon evaluation or product ramp? What tools did you use?
what is Slack?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the ways to Optimize the Performance of a Difference Amplifier?
