Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65457 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / k.n.n.sarma
LATCH-LEVEL SENSITIVE
IT CONSISTS OF BOTH ENABLE AND CLOCK
FLIP FLOP-EDGE TRIGGERED
IT CONSISTS OF ONLY CLOCK AND NO ENABLE IS PRESENT FOR FLIP
FLOP.
| Is This Answer Correct ? | 38 Yes | 19 No |
Post New Answer View All Answers
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What are the various regions of operation of mosfet? How are those regions used?
What are the different classification of the timing control?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Explain sizing of the inverter?
Explain what is the use of defpararm?
Explain what is Verilog?
What is look up table in vlsi?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What are the changes that are provided to meet design power targets?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain Cross section of a PMOS transistor?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
