Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65914 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / k.n.n.sarma
LATCH-LEVEL SENSITIVE
IT CONSISTS OF BOTH ENABLE AND CLOCK
FLIP FLOP-EDGE TRIGGERED
IT CONSISTS OF ONLY CLOCK AND NO ENABLE IS PRESENT FOR FLIP
FLOP.
| Is This Answer Correct ? | 38 Yes | 19 No |
Post New Answer View All Answers
Explain CMOS Inverter transfer characteristics?
What does the above code synthesize to?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What are the Advantages and disadvantages of Mealy and Moore?
What is the difference between the mealy and moore state machine?
How does Vbe and Ic change with temperature?
Mention what are three regions of operation of mosfet and how are they used?
Explain how binary number can give a signal or convert into a digital signal?
what is Slack?
What are the Factors affecting Power Consumption on a chip?
How can you model a SRAM at RTL Level?
6-T XOR gate?
What does it mean “the channel is pinched off”?
Basic Stuff related to Perl?
Explain what is the depletion region?
