Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / gogulnath
skew is the phenomena which clock dint take equal time to
reach the synchronous flip flop,it takes diff delay to
diff flipflops due to the material imperfection,wired
length,temparature etc,
| Is This Answer Correct ? | 21 Yes | 0 No |
Post New Answer View All Answers
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What are the Advantages and disadvantages of Mealy and Moore?
Explain about 6-T XOR gate?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain CMOS Inverter transfer characteristics?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What is Noise Margin? Explain the procedure to determine Noise Margin?
What is the purpose of having depletion mode device?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Explain Cross section of an NMOS transistor?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What types of CMOS memories have you designed? What were their size? Speed?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Explain how MOSFET works?
