Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / gogulnath
by using both xor as well as comparator
| Is This Answer Correct ? | 0 Yes | 1 No |
Post New Answer View All Answers
Explain Cross section of a PMOS transistor?
6-T XOR gate?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is the purpose of having depletion mode device?
How logical gates are controlled by boolean logic?
How can you model a SRAM at RTL Level?
Explain what is the depletion region?
Draw a CMOS Inverter. Explain its transfer characteristics
what is Slack?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain how MOSFET works?
what is the use of defpararm?
What products have you designed which have entered high volume production?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
