Differences between D-Latch and D flip-flop?
- 17 Answers
- 60162 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / naeem khan
the difference between latche and flip flop is that , that
latchs used the level clock trigger while the flip flop
used the edge trigger clock.so this the is main difference
between the latchs and flip flop.
| Is This Answer Correct ? | 44 Yes | 14 No |
Post New Answer View All Answers
What types of high speed CMOS circuits have you designed?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is verilog?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain how MOSFET works?
What are the steps involved in preventing the metastability?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Explain the operation considering a two processor computer system with a cache for each processor.
What is the function of chain reordering?
Write a program to explain the comparator?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What are the Advantages and disadvantages of Mealy and Moore?
What are the different measures that are required to achieve the design for better yield?
what is Slack?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
