Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / kasusik
TO find the read failure probability of sram, check the
precharge values and then check the data and rd/wr signals.
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
Explain what is slack?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What was your role in the silicon evaluation/product ramp? What tools did you use?
6-T XOR gate?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What does it mean “the channel is pinched off”?
Explain CMOS Inverter transfer characteristics?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
