Answer Posted / kasusik
TO find the read failure probability of sram, check the
precharge values and then check the data and rd/wr signals.
Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
Working of a 2-stage OPAMP?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Mention what are three regions of operation of mosfet and how are they used?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain what is the use of defpararm?
Explain the Various steps in Synthesis?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What is the difference between synchronous and asynchronous reset?
What are the different design techniques required to create a layout for digital circuits?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What are the different gates where boolean logic are applicable?
Explain how MOSFET works?
Explain the Charge Sharing problem while sampling data from a Bus?
Are you familiar with the term MESI?