Differences between D-Latch and D flip-flop?
- 17 Answers
- 60163 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / chandrasheka kakanur
Latches are Level sensitive and the input values are
assigned only at the levels and latches does not require
less power consumtion than flip flops. Flip flops are edge
sensitive, as per assignment of clock the values are
assigned at a particular edge.
| Is This Answer Correct ? | 55 Yes | 14 No |
Post New Answer View All Answers
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain how Verilog is different to normal programming language?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What is the critical path in a SRAM?
Explain how binary number can give a signal or convert into a digital signal?
what is a sequential circuit?
Mention what are the two types of procedural blocks in Verilog?
How to improve these parameters? (Cascode topology, use long channel transistors)
What is the main function of metastability in vsdl?
What are the different ways in which antenna violation can be prevented?
What types of CMOS memories have you designed? What were their size? Speed?
Basic Stuff related to Perl?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Describe the various effects of scaling?
Mention what are three regions of operation of mosfet and how are they used?
