Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65911 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / chandrasheka kakanur
Latches are Level sensitive and the input values are
assigned only at the levels and latches does not require
less power consumtion than flip flops. Flip flops are edge
sensitive, as per assignment of clock the values are
assigned at a particular edge.
| Is This Answer Correct ? | 55 Yes | 14 No |
Post New Answer View All Answers
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What is the difference between nmos and pmos technologies?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain what is multiplexer?
Cross section of a PMOS transistor?
How logical gates are controlled by boolean logic?
Write a VLSI program that implements a toll booth controller?
Mention what are the two types of procedural blocks in Verilog?
Give the cross-sectional diagram of the cmos.
What are the different gates where boolean logic are applicable?
What's the price in 1K quantity?
Explain the working of Insights of a pass gate ?
Explain depletion region.
What transistor level design tools are you proficient with? What types of designs were they used on?
