Interested to Buy Any Domain ? << Click Here >> for more details...
What is the difference between = and == in C?
- 5 Answers
- 11402 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / indian
I NEED MORE....
| Is This Answer Correct ? | 0 Yes | 7 No |
Post New Answer View All Answers
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What is the function of enhancement mode transistor?
What are the different design techniques required to create a layout for digital circuits?
Give various factors on which threshold voltage depends.
Explain how MOSFET works?
What are the different design constraints occur in the synthesis phase?
If not into production, how far did you follow the design and why did not you see it into production?
Write a program to explain the comparator?
Explain what is the depletion region?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the steps involved in designing an optimal pad ring?
