Answer Posted / sydhani
It is a DELAY FF Or a DATA FF.In this input is transfered
to the output after applying the negative edge of the clock
pulse.It delays it by one clock pulse.
| Is This Answer Correct ? | 3 Yes | 2 No |
Post New Answer View All Answers
What is pulse width modulation?
What is meant a parallel inverter?
whatis the test condition for the leakage current rating for 25kv high voltage test on PVC armoured cable?
write a c program for display 1 upto timers using for loop,do while loop,while loop
Which configuration among ce, cb, cc gives highest input impedance and no voltage gain?
State the advantages of dual slope adc:
What is equalisation? Why do we need it?
explain the trasistor sizing procedure for a four inputNOR and four input NAND Gate?
What does the voltmeter in ac mode show? Is it rms value or peak value?
I AM DOING MY ELECTRONICS AND COMMUNICATION ENGINEERING.I NEED SOME SUGGESTIONS REGARDING THE COURSES THAT I CAN STUDY SO THAT I GET BETTER CHANCES FOR JOBS..WAITING FOR SOME SUGGESTIONS IN yamini1825@yahoo.com..THANK YOU
What is the work of BOIA, TRx, BB2F, Duplexer, Combiner, Multi-coupler, RRI.
what is potetial,voltage,potential difference
I am b.tech graduate in ECE, and looking for a linux server admin course. Will that be beneficial for me. Or shall I opt for any other course like software testing? Please suggest me.
Why do ics need small power for their operation?
I have need to pervious examinations questions and answer for RRB examination in technical, JUNIOR ENGINEER PLEASE SEND EXAMINATION QUESTION AND ANSWER MY ID k7_r@indiatimes.com